


Block Diagram (UMA/Optimus co-lay)



PCH Strapping Chief River Schematic Checklist Rev0.72

| Name | Schematics Notes |
|--|---|
| SPKR | Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. |
| INIT3_3V# | Weak internal pull-up. Leave as "No Connect". |
| GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51 | GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail. |
| SPI_MOSI | Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required. |
| NV_ALE | Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down) |
| NC_CLE | DMI termination voltage. Weak internal pull-up. Do not pull low. |
| HAD_DOCK_EN# /GPIO[33] | Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. |
| HDA_SDO | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. |
| HDA_SYNC | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. |
| GPIO15 | Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail. |
| GPIO8 | GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled. |
| GPIO27 | Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails. |

PCIe Routing

| | |
|-------|---------------------|
| LANE1 | X |
| LANE2 | Mini Card2(WWAN) |
| LANE3 | Card Reader |
| LANE4 | Mini Card1(WLAN) |
| LANE5 | X |
| LANE6 | Intel GBE LAN / LAN |
| LANE7 | X |
| LANE8 | Express Card |

USB Table port9 is debug port

| Pair | Device |
|------|---------------------------------------|
| 0 | USB3.0 ext port 1 |
| 1 | USB3.0 ext port 2 |
| 2 | USB3.0 ext port 3 |
| 3 | USB3.0 ext port 4 |
| 4 | BLUETOOTH (USB1.1) |
| 5 | Fingerprint (USB1.1) |
| 6 | X |
| 7 | X |
| 8 | Mini Card2 (WWAN) |
| 9 | USB ext. port 4 / E-SATA /USB CHARGER |
| 10 | CARD READER |
| 11 | Mini Card1 (WLAN) |
| 12 | CCD |
| 13 | Mini Card |

Processor Strapping Chief River Schematic Checklist Rev0.72

| Pin Name | Strap Description | Configuration (Default value for each bit is 1 unless specified otherwise) | Default Value |
|----------|--|--|---------------|
| CFG[2] | PCI-Express Static Lane Reversal | 1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ... | 1 |
| CFG[4] | | Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port | 0 |
| CFG[6:5] | PCI-Express Port Bifurcation Straps | 11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11 |
| CFG[7] | PEG DEFER TRAINING | 1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training | 1 |

| POWER PLANE | VOLTAGE | Voltage Rails | DESCRIPTION |
|---|---|----------------------|---|
| | | ACTIVE IN | |
| 5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0 | 5V 3.3V 1.8V 1.5V 1.05V 1.0V 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V | S0 | CPU Core Rail Graphics Core Rail |
| 5V_USBX_S3 1D5V_S3 DDR_VREF_S3 | 5V 1.5V 0.75V | S3 | |
| BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5 | 6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V | All S states | AC Brick Mode only |
| 1D05V_LAN | 1.05V | S0/M0, SX/M3 | ON whenever iAMT is active |
| 3D3V_M 1D05V_M | 3.3V 1.05V | S0/M0, SX/M3, WOL_EN | ON for iAMTLegacy WOL |
| 3D3V_AUX_KBC | 3.3V | DSW, Sx | ON for supporting Deep Sleep states |
| 3D3V_AUX_S5 | 3.3V | G3, Sx | Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx |

SATA Table

| SATA | |
|------|--------|
| Pair | Device |
| 0 | HDD1 |
| 1 | mSATA |
| 2 | N/A |
| 3 | N/A |
| 4 | ODD |
| 5 | ESATA |

SMBus ADDRESSES

| I 2 C / SMBus Addresses | Ref Des | Chief River CRV |
|--|---------|--|
| Device | Address | Hex Bus |
| EC SMBus 1 Battery CHARGER | | BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA |
| EC SMBus 2 PCH eDP | | SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA |
| PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI | | PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK |

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size A3

Document Number


Rev SA

Date: Monday, December 05, 2011

Sheet 3 of 105

| | | | |
|---------------------------|---------------------------------|-----------|----------|
| Title | | | |
| CPU (PCIe/DMI/FDI) | | | |
| Size A3 | Document Number LLP-1 | Rev S1 | |
| Date: | Monday, December 05, 2011 | Sheet | 4 of 105 |


SSID = CPU



<Variant Name>

| | | | |
|---|---------------------------|---------------------|----------|
| 緯創資通 | | Wistron Corporation | |
| 21F,88,Sec.1,Hein Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C | | | |
| File | | | |
| CPU (THERMAL/CLOCK/PM) | | | |
| Size | Document Number | Rev | |
| A3 | LLP-1 | SA | |
| Date: | Monday, December 05, 2011 | Sheet | 5 of 105 |

SSID = CPU




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| | | | | |
|---------------------------------|--|--|----------------|--|
| Title | | | CPU (DDR) | |
| Size | | | LLP-1 | |
| Date: Monday, December 05, 2011 | | | Sheet 6 of 105 | |
| Document Number | | | Rev SA | |

SSID = CPU





PEG Static Lane Reversal - CFG2 is for the 16x

| CFG2 | 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed |
|------|--|
|------|--|




Display Port Presence Strap

| CFG4 | 1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port |
|------|--|
|------|--|




PCIE Port Bifurcation Straps

| CFG[6:5] | 11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled |
|----------|--|
|----------|--|



PEG DEFER TRAINING

| CFG7 | 1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training |
|------|---|
|------|---|



SANDY
62.10055.421
2nd = 62.10040.771

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size
A3

Document Number


LLP-1

Rev
SA

Date: Monday, December 05, 2011

Sheet 7 of 105

VCC CORE:53A



VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AF26 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

POWER

SANDY

PEG AND DDR


CORE SUPPLY

SVID

SENSE LINES

SANDY
62.10055.421
2nd = 62.10040.771

VCCIO:8.5A



1D05V_VTT

VIDALERT#
VIDSCLK
VIDSOUT

AJ29 H.CPU_SVIDALRT#
AJ30 H.CPU_SVIDCLK
AJ28 H.CPU_SVIDDAT

R803 43R2J-GP

1D05V_VTT
R810 130R2F-1-GP
R802 75R2F-2-GP

VR_SVID_ALERT# (42)
H.CPU_SVIDCLK (42)
H.CPU_SVIDDAT (42)

VCC_SENSE
VSS_SENSE

AJ35
AJ34

VCCIO_SENSE
VSSIO_SENSE

B10
A10

VCCSENSE (42)
VSSSENSE (42)

VCCIO_SENSE (45)
VSSIO_SENSE (45)

VCC_CORE
R805 100R2F-L1-GP-U
R807 100R2F-L1-GP-U

1D05V_VTT

R804 10R2F-L-GP

VCCIO_SENSE

VSSIO_SENSE



R806 10R2F-L-GP

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|--------|---------------------------|-------|----------------|--------|
| Title | | | CPU (VCC CORE) | |
| Size | Document Number | Rev | SA | |
| Custom | LLP-1 | | | |
| Date: | Monday, December 05, 2011 | Sheet | 8 | of 105 |

SSID = CPU



D

C

B

A

BLANK


<Variant Name>

| | | |
|---|----------------------------------|-------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div> | | |
| Title <div><Title></div> | | |
| Size <div>A4</div> | Document Number <div>LLP-1</div> | Rev <div>SA</div> |
| Date: | Monday, December 05, 2011 | Sheet 11 of 105 |

CAD Note: All VREF traces should have 20:20 mil trace geometry



3D3V_PCIE_AOAC tie to I/O board WLAN, WWAN



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AOAC

Size
A4

Document Number



LLP-1

Rev
SA

Date: Monday, December 05, 2011


Sheet 13 of 105

WWW.AliSaler.Com



BLANK

<Variant Name>

| | | |
|---|---------------------------------|---|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |
| Title DDR3-SODIMM2 | | |
| Size A4 | Document Number LLP-1 | Rev SA |
| Date: Monday, December 05, 2011 | | Sheet 16 of 105 |

L_DDC_DATA(K47):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Close to PCH
Close to PCH and keep 20mil
away from other signal.

Close to PCH

Notes:
1K 0.5% 0402

The recommended value for this external resistor is 1.0 k $\pm 0.5\%$. The CRT DAC outputs may be measured when the display is completely white. If CRT DAC signal voltage value is between 665 mV to 770 mV, then the video level is within VESA specification and the reference resistor value is optimal for the motherboard design.

Digital Display Interface

LVDS

CRT

PCH1D
L_BKLTEN
L_VDD_EN
L_BKLTCTL
L_DDC_CLK
L_DDC_DATA
L_CTRL_CLK
L_CTRL_DATA
LVDS_IBG
LVDS_VREFH
LVDS_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSA_DATA0#
LVDSA_DATA1#
LVDSA_DATA2#
LVDSA_DATA0
LVDSA_DATA1
LVDSA_DATA2
LVDSA_DATA3
LVDSB_CLK#
LVDSB_CLK
LVDSB_DATA0#
LVDSB_DATA1#
LVDSB_DATA2#
LVDSB_DATA3
LVDSB_DATA0
LVDSB_DATA1
LVDSB_DATA2
LVDSB_DATA3
CRT_BLUE
CRT_GREEN
CRT_RED
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_VSYNC
DAC_IREF_R
DAC_IRTN

SDVO_TVCLKINN
SDVO_TVCLKINP
SDVO_STALLN
SDVO_STALLP
SDVO_INTN
SDVO_INTP
SDVO_CTRLCLK
SDVO_CTRLDATA
DDPB_AUXN
DDPB_AUXP
DDPB_HPD
DDPB_ON
DDPB_OP
DDPB_1N
DDPB_1P
DDPB_2N
DDPB_2P
DDPB_3N
DDPB_3P
DDPC_CTRLCLK
DDPC_CTRLDATA
DDPC_AUXN
DDPC_AUXP
DDPC_HPD
DDPC_ON
DDPC_OP
DDPC_1N
DDPC_1P
DDPC_2N
DDPC_2P
DDPC_3N
DDPC_3P
DDPD_CTRLCLK
DDPD_CTRLDATA
DDPD_AUXN
DDPD_AUXP
DDPD_HPD
DDPD_ON
DDPD_OP
DDPD_1N
DDPD_1P
DDPD_2N
DDPD_2P
DDPD_3N
DDPD_3P








| PORT | DDI PCH Pin Names | HDMI/DVI Mapping |
|--------|-------------------|------------------|
| PORT-B | DDPB_[0]P | TMDSB_DATA2# |
| | DDPB_[0]N | TMDSB_DATA2# |
| | DDPB_[1]P | TMDSB_DATA1# |
| | DDPB_[1]N | TMDSB_DATA1# |
| | DDPB_[2]P | TMDSB_DATA0# |
| | DDPB_[2]N | TMDSB_DATA0# |
| | DDPB_[3]P | TMDSB_CLK# |
| | DDPB_[3]N | TMDSB_CLK# |
| | DDPB_AUXN | NA |
| | DDPB_AUXP | NA |
| | DDPB_HPD | HDMI_B_HPD |
| | SDVO_CTRLCLK | HDMI_B_CTRLCLK |
| | SDVO_CTRLDATA | HDMI_B_CTRLDATA |
| | DDPD_AUXN | AT45 |
| | DDPD_AUXP | AT43 |
| | DDPD_HPD | BH41 |

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-------|---------------------------|---------------------------|-----------|
| Title | | PCH : LVDS/CRT/DDI | |
| Size | Document Number | Rev | SA |
| A3 | LLP-1 | | |
| Date: | Monday, December 05, 2011 | Sheet | 17 of 105 |

SSID = PCH




| BOOT BIOS Strap | | |
|-----------------|----------------|--------------------|
| GNT1#/GPIO51 | SATA1GP/GPIO19 | BOOT BIOS Location |
| 0 | 0 | LPC |
| 0 | 1 | Reserved |
| 1 | 0 | Reserved |
| 1 | 1 | SPI(Default) |

Gx8 USB Table

| Pair | Device |
|------|------------------------|
| 0 | X |
| 1 | USB3.0, ext port1 |
| 2 | USB2.0, ext port4 |
| 3 | USB3.0, ext port2 |
| 4 | Bluetooth |
| 5 | X |
| 6 | X |
| 7 | X |
| 8 | X |
| 9 | USB2.0, ext port3 |
| 10 | Finger Print |
| 11 | Mini Card1 (Bluetooth) |
| 12 | CAMERA |
| 13 | X |

| USB 2.0 Overcurrent Pin Default Usage | | | |
|---------------------------------------|----------------------|------|----------------------|
| Pin | Default Port Mapping | Pin | Default Port Mapping |
| OC0# | Port 0, Port 1 | OC4# | Port 8, Port 9 |
| OC1# | Port 2, Port 3 | OC5# | Port 10, Port 11 |
| OC2# | Port 4, Port 5 | OC6# | Port 12, Port 13 |
| OC3# | Port 6, Port 7 | OC7# | Not Used |

OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

| | |
|-----------------|--|
| Document Number | |
|-----------------|--|

LLP-1

Date: Monday, December 05, 2011

Sheet 1

| | |
|-----|----|
| Rev | SA |
|-----|----|


WWW.AliSaler.Com

PM SLP LAN# 10KR2J-3-GP 1 3V R1924 3D3V_S5


| | | | |
|-------------------------|-------------------------------------|-----------------|----------------------|
| Title | | | |
| PCH : DMI/FDI/PM | | | |
| Size A3 | Document Number LLP-1 | | Rev SA |
| Date: | Monday, December 05, 2011 | Sheet 19 of 105 | |

SSID = PCH


If PCIE port 1 is disabled, it will cause all PCIE port disabled






WLAN CLK




Card Reader CLK



LAN CLK



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

Size

Document Number

PCH : PCIE/SMBUS/CLK



LLP-1

Rev



Date: Friday, December 09, 2011




Sheet 20 of 105

SSID = PCH



This signal has a weak internal pull-down.
On Die PLL VR is supplied by 1.5 V from VccVRM when
sampled high, 1.8 V from VccVRM when sampled low.





| | |
|------------------------------|---|
| Integrated Clock Chip Enable | |
| ICC_EN# | HIGH (R2225 DY)- DISABLED [DEFAULT] LOW (R2225)- ENABLED |

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

| | INTERNAL GFX | EXTERNAL GFX |
|-------|--------------|--------------|
| R2205 | DY | 10K |
| R2206 | 100K | DY |

| |
|--|
| PLL ON DIE VR ENABLE |
| NOTE: This signal has a weak internal pull-up 20K ENABLED -- HIGH (R2229 UNSTUFFED) DEFAULT DISABLED -- LOW (R2229 STUFFED) |


PLL_ODVR_EN 1 **RY**
R2229
1KR2J-1-GP

GPIO28 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



WWW.AliSaler.Com



SSID = PCH



SSID = PCH



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|---------------------------|-------|-----------|--------|
| Title | | | PCH : VSS | |
| Size | Document Number | Rev | | SA |
| A3 | LLP-1 | | | |
| Date: | Monday, December 05, 2011 | Sheet | 25 | of 105 |

BLANK

<Variant Name>

| | |
|--|----------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title <div>Reserved</div> | |
| Size <div>A4</div> | Document Number <div>LLP-1</div> |
| Date <div>Monday, December 05, 2011</div> | Rev <div>SA</div> |
| Sheet 26 of 105 | |


D

65W_90W#



High: 65W / Low 90W



C



B










| PCB Version A/D (Pin#) | Pull-Low Resistor (300V_A0X_05) | Pull-High Resistor (300V_A0X_05) | Voltage |
|------------------------|---------------------------------|----------------------------------|---------|
| EA | 100.0K | 10.0K | 3.0V |
| EB | 100.0K | 20.0K | 2.75V |
| EC | 100.0K | 33.0K | 2.48V |
| ED | 100.0K | 47.0K | 2.24V |
| Reserved | 100.0K | 64.9K | 1.96V |
| Reserved | 100.0K | 76.8K | 1.87V |
| Reserved | 100.0K | 100.0K | 1.65V |

71.00885.A0G
IC EMB CTRL NPCE885PA0DX LQFP 128P

IC EMB CTRL NPCE885PA0DX LQFP 128P

Thermal sensor






BLANK

<Variant Name>

| | | | |
|---------------------------------|-----------------|---|-----|
| <div>緯創資通</div> | | <div>Wistron Corporation</div> | |
| | | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title | | | |
| Reserved | | | |
| Size | Document Number | | Rev |
| A4 | LLP-1 | | SA |
| Date: Monday, December 05, 2011 | | Sheet 30 of | 105 |



25MHz XTAL



71.08111.N03, IC PCIE CTRL RTL8111F-CGT QFN 48P

71.08111.J03, IC PCIE-E RTL8111E-VI-CGT QFN 48P


8111F can use GPIO to inform system to do LAN PHY power down.






L3102 400pF spec.
C3104 change to 4.7uF XSR
type capacitor

Layout Note: Close to U3101 pin C3130 - C3134, C3138, C3139
For VDD10 pins - 3, 6, 9, 13, 29, 41, 45.

Layout Note: C3128&C3149
Close to U3101 pin21



Layout Note: C3135, C3140-C3144 Close to U3101 pin
For VDD33 pins - 12, 27, 39, 42, 47, 48.



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsueh-shan, Taipei 100, Taiwan, R.O.C.

| LAN RTL8111F | | |
|--------------|---------------------------|-----------------|
| File | Document Number | Rev |
| Size | LLP-1 | SA |
| Date | Friday, December 09, 2011 | Sheet 31 of 106 |

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** TP3310, TP3311, TP3301-TP3309.
- ICs:** CARD1 (20.I0133.001), AFTE14P-GP.

Pin Connections:

- (32) SP1, (32) SP2, (32) SP3, (32) SP4, (32) SP5, (32) SP6, (32) SP7:** Connected to the card's MS_DATA pins.
- (32) SD_CD#:** Connected to the card's SD_CD pin.
- (32) MS_INS#:** Connected to the card's MS_INS pin.

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | MS_D1 |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

Component List:

- TP3301: AFTE14P-GP
- TP3302: AFTE14P-GP
- TP3303: AFTE14P-GP
- TP3304: AFTE14P-GP
- TP3305: AFTE14P-GP
- TP3306: AFTE14P-GP
- TP3307: AFTE14P-GP
- TP3308: AFTE14P-GP
- TP3309: AFTE14P-GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA
Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

SD/MMC/MMC+ Card Reader

**C3301 close pin 9
C3302 & C303 close pin 7**

3D3V_CARD_S0 TP3310 AFTE14P-GP

(32) SD_CD# <<>
(32) SP5 <<>
(32) SP3 <<>
(32) SP4 <<>
(32) SP2 <<>
(32) SP1 <<>
(32) SP6 <<>
(32) SP7 <<>

CARD1
SD_VDD/MMC_VDD
MS_DATA0
MS_DATA1
MS_DATA2
MS_DATA3
MS_VCC
SD_CD
SD_CD/DAT3/MMC_RSQ
SD_CLK/MMC_CLK
SD_CMD/MMC_CMD
SD_DAT0/MMC_DAT
SD_DAT1
SD_DAT2
SD_WP/SW
NP1
NP2
SD_VSS/MMC_VSS1
SD_VSS/MMC_VSS2

MS_DATA0
MS_DATA1
MS_DATA2
MS_DATA3
MS_INS
MS_BS
MS_SCLK
GND
GND
SD_GND
MS_VSS
MS_VSS
GND
GND
SD_GND
MS_VSS
MS_VSS

-SB_1004-2 TP3311 AFTE14P-GP

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

CARD-PUSH-22P-1-GP-U
20.I0133.001

TP3301 AFTE14P-GP
TP3302 AFTE14P-GP
TP3303 AFTE14P-GP
TP3304 AFTE14P-GP
TP3305 AFTE14P-GP
TP3306 AFTE14P-GP
TP3307 AFTE14P-GP
TP3308 AFTE14P-GP
TP3309 AFTE14P-GP

SP1
SP2
SP3
SP4
SP5
SP6
SP7
SD_CD#
MS_INS#

<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com



SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** CARD1 (20.I0133.001), AFTE14P-GP, TP3310, TP3311, TP3301-TP3309.
- SIGNALS:** SP1-SP7, SD_CD#, MS_INS#.

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** CARD1 (20.I0133.001), AFTE14P-GP, TP3310, TP3311, TP3301-TP3309.
- SIGNALS:** SP1-SP7, SD_CD#, MS_INS#.

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** TP3310, TP3311, TP3301-TP3309.
- MODULES:** CARD1 (20.I0133.001), AFTE14P-GP.

Pin Connections:

- CARD1 Pins:** 11 (SD_VDD/MMC_VDD), 4 (MS_VCC), 20 (SD_CD), 3 (SD_CD/DAT3/MMC_RS), 14 (SD_CLK/MMC_CLK), 6 (SD_CMD/MMC_CMD), 18 (SD_DAT0/MMC_DAT), 19 (SD_DAT1), 1 (SD_DAT2), 22 (SD_WP/SW), 9 (SD_VSS/MMC_VSS1), 17 (SD_VSS/MMC_VSS2).
- AFTE14P-GP Pins:** 12 (SP3), 13 (SP2), 10 (SP4), 7 (SP5), 8 (MS_INS#), 15 (SP7), 5 (SP6), 23 (GND), 24 (GND), 21 (SD_GND), 2 (MS_VSS), 16 (MS_VSS), 9 (SD_VSS/MMC_VSS1), 17 (SD_VSS/MMC_VSS2).

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

Legend:

- SP1, SP2, SP3, SP4, SP5, SP6, SP7, SD_CD#, MS_INS#
- TP3301, TP3302, TP3303, TP3304, TP3305, TP3306, TP3307, TP3308, TP3309
- AFTE14P-GP

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

[illegible]

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. It includes three capacitors (C3301, C3302, C3303) connected to pins 9 and 7. The main component is the CARD1 chip (20.I0133.001), which has multiple pins for power, ground, data, and control signals. These are connected to external components like TP3310, TP3311, and TP3312. A table at the bottom right maps SP_IO signals to SD/MMC and MS signals.

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SA

Date: Monday, December 05, 2011 Sheet 33 of 105

[illegible][illegible][illegible]

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** TP3310, TP3311, TP3301-TP3309.
- ICs:** CARD1 (20.I0133.001), AFTE14P-GP.

Pin Connections:

- CARD1 Pins:**
 - 11: SD_VDD/MMC_VDD
 - 4: MS_VCC
 - 20: SD_CD
 - 3: SD_CD/DAT3/MMC_RSQV
 - 14: SD_CLK/MMC_CLK
 - 6: SD_CMD/MMC_CMD
 - 18: SD_DAT0/MMC_DAT
 - 19: SD_DAT1
 - 1: SD_DAT2
 - 22: SD_WP/SW
 - NP1: NP1
 - NP2: NP2
 - 9: SD_VSS/MMC_VSS1
 - 17: SD_VSS/MMC_VSS2
- MS Pins:**
 - 12: MS_DATA0
 - 13: MS_DATA1
 - 10: MS_DATA2
 - 7: MS_DATA3
 - 8: MS_INS
 - 15: MS_BS
 - 5: MS_SCLK
 - 23: GND
 - 24: GND
 - 21: SD_GND
 - 2: MS_VSS
 - 16: MS_VSS
- SP Pins:**
 - (32) SP5: SD_CD#
 - (32) SP3
 - (32) SP4
 - (32) SP2
 - (32) SP1
 - (32) SP6
 - (32) SP7

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

Legend:

- SP1: TP3301
- SP2: TP3302
- SP3: TP3303
- SP4: TP3304
- SP5: TP3305
- SP6: TP3306
- SP7: TP3307
- SD_CD#: TP3308
- MS_INS#: TP3309

Component Values:

- C3301, C3302, C3303: X5R
- R3301, R3302, R3303: 10K

Document Information:

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SD/MMC/MMC+ Card CONN**

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** TP3310, TP3311, TP3301-TP3309.
- ICs:** CARD1 (20.I0133.001), AFTE14P-GP.

Pin Connections:

- CARD1 Pins:**
 - 11: SD_VDD/MMC_VDD
 - 4: MS_VCC
 - 20: SD_CD
 - 3: SD_CD/DAT3/MMC_RSQV
 - 14: SD_CLK/MMC_CLK
 - 6: SD_CMD/MMC_CMD
 - 18: SD_DAT0/MMC_DAT
 - 19: SD_DAT1
 - 1: SD_DAT2
 - 22: SD_WP/SW
 - NP1: NP1
 - NP2: NP2
 - 9: SD_VSS/MMC_VSS1
 - 17: SD_VSS/MMC_VSS2
- MS Pins:**
 - 12: MS_DATA0
 - 13: MS_DATA1
 - 10: MS_DATA2
 - 7: MS_DATA3
 - 8: MS_INS
 - 15: MS_BS
 - 5: MS_SCLK
 - 23: GND
 - 24: GND
 - 21: SD_GND
 - 2: MS_VSS
 - 16: MS_VSS
- SP Pins:**
 - (32) SP5: SD_CD#
 - (32) SP3
 - (32) SP4
 - (32) SP2
 - (32) SP1
 - (32) SP6
 - (32) SP7

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

Legend:

- SP1: TP3301
- SP2: TP3302
- SP3: TP3303
- SP4: TP3304
- SP5: TP3305
- SP6: TP3306
- SP7: TP3307
- SD_CD#: TP3308
- MS_INS#: TP3309

Component Values:

- C3301, C3302, C3303: X5R
- R3301, R3302, R3303: 10K

Document Information:

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **SD/MMC/MMC+ Card CONN**

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** CARD1 (20.I0133.001), AFTE14P-GP, TP3310, TP3311, TP3301-TP3309.
- SIGNALS:** SP1-SP7, SD_CD#, MS_INS#.

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA

Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

SD/MMC/MMC+ Card Reader

The schematic shows the internal wiring of an SD/MMC/MMC+ Card Reader. Key components include:

- CAPACITORS:** C3301, C3302, C3303 (X5R type).
- RESISTORS:** R3301, R3302, R3303.
- CONNECTORS:** TP3310, TP3311, TP3301-TP3309.
- ICs:** CARD1 (20.I0133.001), AFTE14P-GP.

Pin Connections:

- (32) SD_CD#** connects to **SP5**.
- (32) SP3**, **(32) SP4**, **(32) SP1**, **(32) SP6**, **(32) SP7** connect to their respective pins.
- MS_INS#** connects to **SP6**.
- MS_INS#** connects to **SP7**.
- MS_INS#** connects to **SP6**.

| SP_IO | SD/MMC | MS |
|--------|---------|---------|
| SP1 | SD_D1 | |
| SP2 | SD_D0 | MS_D1 |
| SP3 | SD_CLK | MS_D0 |
| SP4 | SD_CMD | MS_D2 |
| SP5 | SD_D3 | MS_D3 |
| SP6 | SD_D2 | MS_CLK |
| SP7 | SD_WP | MS_BS |
| SD_CD# | | SD_CD# |
| | MS_INS# | MS_INS# |

Legend:

- SP1, SP2, SP3, SP4, SP5, SP6, SP7, SD_CD#, MS_INS#
- TP3301, TP3302, TP3303, TP3304, TP3305, TP3306, TP3307, TP3308, TP3309
- AFTE14P-GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SD/MMC/MMC+ Card CONN

Size A3 Document Number LGN-1 Rev SA
Date: Monday, December 05, 2011 Sheet 33 of 105

WWW.AliSaler.Com

[illegible]

BLANK


<Variant Name>

| | | | |
|---|---------------------------------|---|------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Reserved | | | |
| Size A4 | Document Number LLP-1 | | Rev SA |
| Date: Monday, December 05, 2011 | | Sheet 34 of | 105 |



BLANK

| | | |
|--|----------------------|-------|
| <Variant Name> | | |
| <div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | | |
| TitleUSB 3.0 Controller | | |
| SizeA4 | Document NumberLLP-1 | RevSA |
| DateMonday, December 05, 2011 | Sheet35 | of105 |

Power Sequence





Run Power



1D5V_S0


MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




<Variant Name>

| | | | |
|--------------------|---------------------------|--|-----|
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Power Plane Enable | | | |
| Size | Document Number | | Rev |
| A2 | LLP-1 | | SA |
| Date: | Monday, December 05, 2011 | Sheet 36 of | 106 |

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



5 S3 Power Reduction




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|---------------------------|-------|---------|--------|
| Title | | | ADAPTER | |
| Size | Document Number | Rev | | SA |
| A3 | LLP-1 | | | |
| Date: | Monday, December 05, 2011 | Sheet | 37 | of 105 |


CHECK Adaptor ID PIN

Adaptor in to generate DCBATOUT



JV10-CS

BATTERY CONNECTOR



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BATT_CONN**


Size Document Number **LLP-1** Rev **SA**

Date: Tuesday, December 06, 2011 Sheet 39 of 105

A8(ANNIE/ASTRO)
PR4007,PR4008 R1:
UMA:

| AD+ total power | R1 | R2 |
|-----------------|-------|------|
| 65w | 12.4K | 100K |
| 80w | 41.2k | 100K |
| 90w | 60.4k | 100K |
| 120w | 118k | 100K |

STOP_CHG#
connects to KBC




WWW.AliSaler.Com



SSID = CPU.Regulator

Note:
VT1318M
For P/N 74.01318.073, plz use 30 pcs of MLCC(22uF).
For the next version(in September mid.), it can reduce the MLCC to 26 pcs.




Volterra's suggestion:
VCC 26x22uF for 2-PHASE VCC
VCCAXG 23x22uF for 1-PHASE VCCAXG

| Boot Voltage | PR4265 | PR4204 |
|--------------|--------|--------|
| 0V | 887ohm | 825ohm |
| 1V | 215ohm | 191ohm |

JV10-CS

TPS51219 for 1D05V




JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | | |
|-------|---------------------------|-------|----------------|--------|
| Title | | | TPS51219_1D05V | |
| Size | Document Number | LLP-1 | | Rev |
| | | | | SA |
| Date: | Monday, December 05, 2011 | Sheet | 45 | of 105 |


```
SSID = PWR.Plane.Regulator_1p5v0p75v
```



JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | |
|-------|---------------------------|
| Title | RT8207M 1D5V 0D75V |
|-------|---------------------------|



| | | |
|------|-----------------|-------|
| Size | Document Number | LLP-1 |
|------|-----------------|-------|

Date: Monday, December 05, 2011 Sheet 46 of 105

Date: Monday, December 05, 2011 Sheet 46 of 105

SSID = PWR.Plane.Regulator_1p8v

RT9018B-18ZSP for 1D8V_S0




JV10-CS

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | |
|------------------------|---------------------------|-----------------|
| Title | | |
| PWM_1D8V_RT9018B-18ZSP | | |
| Size | Document Number | Rev |
| | LLP-1 | SA |
| Date: | Monday, December 05, 2011 | Sheet 47 of 105 |


TPS51461 for VCCSA



| VID0 | VID1 | VCCSA |
|------|------|--------|
| L | L | 0.9V |
| L | H | 0.8V |
| H | L | 0.725V |
| H | H | 0.675V |

LVDS connector

LCD / Inverter Connector



The schematic shows the power supply for a camera module. It includes two 3D5V_50 pins at the top. A network consisting of a capacitor C4986, a resistor R4911 (labeled "Layout 20 ml"), and a diode D4902 connects these pins to a central node. This node branches to provide power to two ICs: the AP217W-7G-P (labeled "DY") and the SC4D7U6D3Y3KX-GP (labeled "C4908"). The AP217W-7G-P has pins labeled OUT, GND, FLG, and EN. The SC4D7U6D3Y3KX-GP has pins labeled IN, EN, and FLG. A common ground connection is shown at the bottom. A note indicates that the EN pin of the SC4D7U6D3Y3KX-GP is connected to CAMERA_EN (Z7).

DCBATTOUT_LCD

4910

4911





4904

4904

5V


DCBATTOUT_LCD

Main: 69.50007.A41
Second: 69.50007.A31



Panel BL brightness/Power En/BL En

HALL SENSE





通資創緯

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


LCD Connector

LLP-
05/05, 2011


CRT connector



CRT Hsync & Vsync level shift






CRT RGB



CRT DDCDATA & DDCCLK level shift

Pull High 5V Design on CRT Board



<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

Title CRT Connector
Size A2 Document Number LLP-1 Rev. SA
Date: Monday, December 05, 2011 Sheet 50 of 106

| | |
|-----|----|
| Rev | SA |
|-----|----|

BLANK

<Variant Name>

| | | | |
|---|---------------------------------|---|------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title eDP | | | |
| Size A4 | Document Number LLP-1 | | Rev SA |
| Date: Monday, December 05, 2011 | | Sheet 52 of | 105 |

BLANK

<Variant Name>

| | | | |
|---|---------------------------------|---|------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title S-VIDEO | | | |
| Size A4 | Document Number LLP-1 | | Rev SA |
| Date: Monday, December 05, 2011 | | Sheet 53 of | 105 |

BLANK


<Variant Name>

| | | | |
|---|---------------------------------|---|------------------|
|  | | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title Reserved | | | |
| Size A4 | Document Number LLP-1 | | Rev SA |
| Date: Monday, December 05, 2011 | | Sheet 54 of | 105 |

SSID = User.Interface

ITP Connector


H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



<Variant Name>

| | |
|--|----------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title <div>ITP</div> | |
| Size <div>A4</div> | Document Number <div>LLP-1</div> |
| Date <div>Monday, December 05, 2011</div> | Rev <div>SA</div> |
| Sheet 55 of 105 | |


SATA HDD Connector



ODD Connector



SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

Mars:
Exchange ODD and ESATA differential pair each other.



SATA Zero Power ODD

When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



Int. Mono Analog MIC for B series






Table 58.1 - Bi-direction ESD multi-source


| Supplier | Description | Lenovo P/N | Wistron P/N |
|----------|--------------|------------|--------------|
| ROHM | RSB5.6SMT2R | N/A | 83.RSB56.BAF |
| ON SEMI | ESD5B5.0ST1G | N/A | 83.ESD5B.0AF |
| NXP | PESD5V0S1BB | N/A | 83.0005V.0AF |

INTERNAL STEREO SPEAKERS



FOR CO-LAY

GIGA Lan Transformer







TVS

83.00005.BAE


DIODE ARR SRV05-4.TCT SOT-23-6

83.09904.AAE


DIODE ESD AZC099-04S SOT23-6L




SPI FLASH ROM (8M byte) for PCH


















SPI FLASH ROM (8M byte) for PCH

[illegible]

USB3.0 Port1




USB3.0 Port2




SSID = User.Interface

-SB 1013-2

Bluetooth conn.




| | BT CONN. | WLAN CONN. |
|--------|----------|------------|
| BT1 | ASM | DY |
| R6301 | ASM | DY |
| U6301 | ASM | DY |
| C6301 | ASM | DY |
| RN1803 | DY | ASM |
| RN1804 | ASM | DY |





<Variant Name>

| | | | | | |
|--|-----------------|----------|----------------------------|--------|-----------|
| 緯創資通 | | | Wistron Corporation | | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | | | |
| Title | | | | | |
| Bluetooth | | | | | |
| Size | Document Number | | | | Rev |
| A4 | LGN-1 | | | | SA |
| Date: Monday, December 05, 2011 | | Sheet 63 | | of 105 | |



Finger Printer Connector




<Variant Name>



| | | | | | |
|--|--|----------------------------------|----------------------------|--------------|------------------|
| 緯創資通 | | | Wistron Corporation | | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | | | | |
| Title | | | | | |
| Finger Printer Connector | | | | | |
| Size | | Document Number | | | Rev |
| A4 | | LLP-1 | | | SA |
| Date: | | Monday, December 05, 2011 | | Sheet | 64 of 105 |

SSID = Wireless


Mini Card Connector(802.11a/b/g/n)



Place near MINI Card CONN



G6506~G6511
placement close WLAN1
in bottom side





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | | | |
|-------|---------------------------|-------|------------------------|
| Title | | | MINICARD(WLAN)/TP CONN |
| Size | Document Number | Rev | SA |
| A3 | LLP-1 | | |
| Date: | Monday, December 05, 2011 | Sheet | 65 of 105 |

SSID = Wireless

Mini Card Connector(WWAN)



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| | | | | |
|-------|---------------------------|-------|----------------|--------|
| Title | | | WWAN Connector | |
| Size | Document Number | | | Rev |
| A3 | LLP-1 | | | SA |
| Date: | Monday, December 05, 2011 | Sheet | 66 | of 105 |

BLANK

<Variant Name>

| | |
|--|----------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title <div>Reserved</div> | |
| Size <div>A4</div> | Document Number <div>LLP-1</div> |
| Date <div>Monday, December 05, 2011</div> | Rev <div>SA</div> |
| Sheet 67 of 105 | |

SSID = User.Interface




APS
LK430 : YES
LE430 : N/A
LK230 : YES

bom LA47

| | | |
|--|---------------------------------|------------------|
| Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | |
| Title LED Bard/Power Button | | |
| Size Custom | Document Number LLP-1 | Rev SA |
| Date: Monday, December 05, 2011 | Sheet 68 of 105 | |

SSID = KBC

Internal KeyBoard Connector






<<< KROW[0..7] (27)
>>> KCOL[0..15] (27)

* Membrane Pin Out Top View :

| PIN # | 7 | 11 | 13 | 18 | 14 | 10 | 17 | 15 | 16 | 4 | 23 | 22 | 19 | 20 | 21 | 24 | 12 | 1 | 8 | 9 | 5 | 6 | 3 | 2 |
|---------|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|-----|-----|-----|-----|-----|-----|-----|-----|
| As-sign | D 1 | D 2 | D 3 | D 4 | D 5 | D 6 | D 7 | D 8 | D 9 | D 10 | D 11 | D 12 | D 13 | D 14 | D 15 | D 16 | S 1 | S 2 | S 3 | S 4 | S 5 | S 6 | S 7 | S 8 |


SSID = Touch.Pad



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichai,
Taipei Hsien 221, Taiwan, R.O.C.

| Title | | |
|---------------------|-----------------------------|-----------------|
| TOUCH PAD CONNECTOR | | |
| Size | Document Number | Rev |
| Custom | LLP-1 | SA |
| Date: | Thursday, December 08, 2011 | Sheet 69 of 105 |



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

| | | |
|------------|---------------------------------|------------------|
| Size A4 | Document Number LLP-1 | Rev SA |
|------------|---------------------------------|------------------|

D

D

C


C

B

B

A

A



<Variant Name>

| | | | |
|--|-----------------|--|-----------|
| 緯創資通 | | Wistron Corporation | |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| Dubug connector | | | |
| Size | Document Number | Rev | |
| A4 | LLP-1 | SA | |
| Date: Monday, December 05, 2011 | | Sheet | 71 of 105 |

BLANK

<Variant Name>

| | | | |
|---------------------------------|-----------------|---|-----|
| <div>緯創資通</div> | | <div>Wistron Corporation</div> | |
| | | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title | | | |
| Reserved | | | |
| Size | Document Number | | Rev |
| A4 | LLP-1 | | SA |
| Date: Monday, December 05, 2011 | | Sheet 72 of | 105 |

BLANK

<Variant Name>

| | |
|--|----------------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title <div>Reserved</div> | |
| Size <div>A4</div> | Document Number <div>LLP-1</div> |
| Date <div>Monday, December 05, 2011</div> | Rev <div>SA</div> |
| Sheet 73 of 105 | |



| | | | |
|------------------|---------------------------|--|-----------------|
| <Core Design> | | | |
| 緯創資通 | | Wistron Corporation | |
| | | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C. | |
| Title | | | |
| CARD Reader CONN | | | |
| Size | Document Number | | Rev. |
| A2 | LLP-1 | | SA |
| Date | Monday, December 05, 2011 | | Sheet 74 of 106 |

BLANK

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card

| | | |
|------------|---------------------------------|------------------|
| Size A4 | Document Number LLP-1 | Rev SA |
|------------|---------------------------------|------------------|

BLANK

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LLP-1


Rev

SA

Date: Monday, December 05, 2011

Sheet 76 of 105

TCM
LK430 : YES
LE430 : N/A
LK230 : YES



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

LLP-1

Rev
SA



Date: Monday, December 05, 2011

Sheet 77 of 105

BLANK

<Variant Name>

| | | | |
|--|---|---|------------------------------|
| <div>緯創資通</div> | | <div>Wistron Corporation</div> | |
| | | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| <div>Title</div> <div>Reserved</div> | | | |
| <div>Size</div> <div>A4</div> | <div>Document Number</div> <div>LLP-1</div> | | <div>Rev</div> <div>SA</div> |
| <div>Date: Monday, December 05, 2011</div> | | <div>Sheet</div> <div>78</div> | <div>of</div> <div>105</div> |



Layout Comment :

- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

G-Sensor

Size
 A4

Document Number

LLP-1

Rev
SA

Date: Monday, December 05, 2011

Sheet 79 of 105

RFID





Table 80.1- Transistor multi-source

| Supplier | Description | Lenovo P/N | Wistron P/N |
|-----------|-------------|------------|--------------|
| NXP | PDTC115TE | N/A | 84.00115.E1K |
| ROHM | LTC015TEB | N/A | 84.00015.B1H |
| Panasonic | DRC9115T0L | N/A | 84.09115.A11 |


Table 80.2- EEPROM multi-source

| Supplier | Description | Lenovo P/N | Wistron P/N |
|----------|-------------------|------------|--------------|
| ROHM | BUL08-1FVJ-WGE2 | N/A | 72.BUL08.A0Q |
| NXP | PCA24S08ADP | N/A | 72.24S08.A0Q |
| SANYO | LE26CAP08TT-TLM-H | N/A | 72.26C08.00R |


<Variant Name>

| | |
|---|---------------------------------|
|  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. | |
| Reserved | |
| Size A4 | Document Number LLP-1 |
| Date: Monday, December 05, 2011 | Rev SA |
| Sheet 80 of 105 | |

POWER BUTTON BOARD





BUTTON BOARD





<Variant Name>

| | |
|--|--------------------------|
| <div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| Title | |
| IO Board Connector | |
| Size A4 | Document Number LLP-1 |
| Date: Monday, December 05, 2011 | Sheet 82 of 105 |
| Rev SA | |







C8611 use X7R
FL8602 use ESR=0.05
C8605 under GPU.
FL8602 & C8611 near GPU.



| | | | |
|-------|--------------------|--------------|-----------|
| Y1 | TXC | 27MHZ 8.5PF | 61Y9503AA |
| | 7M27000149 | 30PPM 4P | |
| RIVER | FCX-04-27000J51421 | 27MHZ 8.5PF | 61Y9503BA |
| | | 50PPM FCX-04 | |





| Logical Strap Bit Mapping | | |
|---------------------------|---------|-----------|
| Resistor | Pull Up | Pull Down |
| 4.99K | 1000 | 0000 |
| 10K | 1001 | 0001 |
| 15K | 1010 | 0010 |
| 20K | 1011 | 0011 |
| 24.9K | 1100 | 0100 |
| 30.1K | 1101 | 0101 |
| 34.8K | 1110 | 0110 |
| 45.3K | 1111 | 0111 |

| GPU_ROM_SI | | | | |
|------------------------|------------|------------|------------|------------|
| Type | RAM_CFG[3] | RAM_CFG[2] | RAM_CFG[1] | RAM_CFG[0] |
| Hynix (64x16) (0x2) | 0 | 0 | 1 | 0 |
| Samsung (64x16) (0x3) | 0 | 0 | 1 | 1 |
| Hynix (128x16) (0x6) | 0 | 1 | 1 | 0 |
| Samsung (128x16) (0x7) | 0 | 1 | 1 | 1 |

| GPU_ROM_SCLK | | | |
|--------------|--------------|------------|--------------|
| Type | PCI_DEVID[4] | SUB_VENDOR | SLOT_CLK_CFG |
| N13P-NS1 | 0 | 0 | 1 |
| N13M-GE1 | 1 | 0 | 0 |

| GPU_ROM_SO | | | |
|------------|----------|---------------|--------------|
| Type | XLCK_417 | FB_0_BAR_SIZE | SMB_ALT_ADDR |
| N13P-NS1 | 0 | 0 | 1 |
| N13M-GE1 | 0 | 1 | 0 |



| STRAP0 | | | |
|------------|---------|---------|---------|
| Type | USER[3] | USER[2] | USER[1] |
| EDID Panel | 1 | 1 | 1 |




| STRAP1 | | | |
|----------|----------------------|----------------------|----------------------|
| Type | BGIO_PAD_CFG_ADDR[3] | BGIO_PAD_CFG_ADDR[2] | BGIO_PAD_CFG_ADDR[1] |
| N13P-NS1 | 0 | 1 | 1 |
| N13M-GE1 | 0 | 1 | 0 |



| STRAP2 | | | |
|----------|--------------|--------------|--------------|
| Type | PCI_DEVID[3] | PCI_DEVID[2] | PCI_DEVID[1] |
| N13P-NS1 | 1 | 1 | 1 |
| N13M-GE1 | 1 | 0 | 0 |

| STRAP3_N13M-GE1 ONLY | | | |
|----------------------|--------------|--------------|--------------|
| Type | SOR3_EXPOSED | SOR2_EXPOSED | SOR1_EXPOSED |
| EDID Panel | 0 | 0 | 0 |

| STRAP4_N13M-GE1 ONLY | | | |
|----------------------|----------|----------|----------------|
| Type | Reserved | Reserved | PCIE_MAX_SPEED |
| EDID Panel | 0 | 0 | 0 |







<Core Design>




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title N13P-NS1(6/6): GND

Size B Document Number LLP-1 Rev SA

Date: Monday, December 05, 2011 Sheet 88 of 105

FB CMD mapping Mode D-N12x





<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **VIDEO MEMORY TERMINATION**

Size
A4

Document Number


LLP-1

Rev
SA

Date: Monday, December 05, 2011

Sheet 91 of 105

```
SSID = PWR.Plane.Regulator_GFX
```



JV10-CS

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| | |
|-------|--------------------------|
| Title | TPS51728_VGA_CORE |
|-------|--------------------------|

| | | |
|------|-----------------|-------|
| Size | Document Number | LLP-1 |
|------|-----------------|-------|

| | |
|---------------------------------|-----------------|
| Date: Monday, December 12, 2011 | Sheet 92 of 105 |
|---------------------------------|-----------------|


| | |
|---------------------------------|-----------------|
| Date: Monday, December 12, 2011 | Sheet 92 of 105 |
|---------------------------------|-----------------|

+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0

AO4468, SO-8
Id=11.6A, Qg=9~12nC
Rdson=17.4~22m ohm



+3VS to 1.8V Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

JV10-CS

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

| | |
|-------|---------------------------|
| Title | DISCRETE VGA POWER |
|-------|---------------------------|

| | | |
|------------|---------------------------------|------------------|
| Size A3 | Document Number LLP-1 | Rev SA |
|------------|---------------------------------|------------------|

Date: Tuesday, December 06, 2011 Sheet 93 of 105

D

C

B

A

BLANK

<Variant Name>

| | | |
|--|----------------------------------|-------------------|
| <div><div>緯創資通</div><div>Wistron Corporation</div><div>21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C</div></div> | | |
| Title <div><Title></div> | | |
| Size <div>A4</div> | Document Number <div>LLP-1</div> | Rev <div>SA</div> |
| Date: | Monday, December 05, 2011 | Sheet 94 of 105 |

BLANK

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number
LLP-1


Rev
SA

BLANK


<Variant Name>

| | | | |
|--|---|---|------------------------------|
| <div>緯創資通</div> | | <div>Wistron Corporation</div> | |
| | | <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> | |
| <div>Title</div> <div>TOUCH PANEL</div> | | | |
| <div>Size</div> <div>A4</div> | <div>Document Number</div> <div>LLP-1</div> | | <div>Rev</div> <div>SA</div> |
| <div>Date</div> <div>Monday, December 05, 2011</div> | | <div>Sheet</div> <div>96</div> | <div>of</div> <div>105</div> |


CPU boss




VGA boss




TCM STD-OFF




Mini PCI STD-OFF




Check test point




Structure boss



EMI



RF



(Blanking)

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number


LLP-1



Rev

SA


Date: Monday, December 05, 2011

Sheet 98 of 105







PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Change notes - Page 1

| VERSION | DATE | ITEM | PAGE | Modify List | Issue Description | OWNER |
|---------|-------|------|----------|---|---|-------|
| SB | 09/21 | 1 | 27 | Change R2739 from 10KR to 20KR | PCB version goes into SB. | EE |
| | | 2 | 93 | Move TC9301 to connect R9314 pin1 side | Place capacitor closer to electric load. | EE |
| | | 3 | 93 | Delete R9315 | Layout space constraint. | EE |
| | | 4 | 56 | Delete TP5601 and connect HDD1 pin18 to GND | Remove unused test point. | EE |
| | | 5 | 42 | Add PR4271 0-ohm resistor | Link power good signal of VCORE VRM. | EE |
| | 09/22 | 1 | 37 | Add R3731 and reserve R3732 0-ohm resistor | Follow Intel S3 power reduction circuit. | EE |
| | | 2 | 57 | Add C5721~C5724 0.01uF 0402 capacitor | Follow Intel eSATA with repeater design guide. | EE |
| | 09/23 | 1 | 49,59 | Modify connector for LVDS1, RJ45 | Drawing updated by ME. | ME |
| | | 2 | 42 | Update PU4201 symbol | Revision change by vendor. | Power |
| | 09/27 | 1 | 57 | Rename duplicated net name | Existed net name suffix "_C", change to "_J". | EE |
| | | 2 | 45 | Delete power gap between source and high-side MOS | Layout space constraint. | EE |
| | 09/28 | 1 | 59 | Swap net on transformer | Smoothen layout routing. | EE |
| | | 2 | 97 | Reserve RF required capacitors | Request by RF team. | RF |
| | 09/29 | 1 | 50,51 | Change CRT1 and HDMI1 connector | ME drawing update. | ME |
| | | 2 | 42,43,44 | Empty PC4201,PC4228,PC4229; stuff 0.1uF capacitor on PC4303,PC4317,PC4402; PC4236 change to 56pF; PC4238 change to 220pF; PR4201 to 21.5R; PR4210 to 475R; PR4215 to 15.8KR; PR4222 to 60.4KR; PR4227 to 56.2KR; PR4232,PR4256 to 499R; PR4235 to 30.1KR; PR4236 to 1.78KR; PR4237 to 845R; PR4238 to 1.3KR; PR4239 to 0R; PR4249 to 7.87KR; PR4255 to 30.1KR; PR4264 to 20KR; PR4246 to 715R; PC4213 to 4700pF | Request by Power Team. | Power |
| | | 3 | 65 | Change R6502, short-pad to 0R-0402 and default empty | Reserve for future bluetooth module feature. | EE |
| | 09/30 | 1 | 86 | Add D8601 and connect net "AC_PRESENT" | Inform GPU about system power status. | EE |
| | | 2 | 38 | Change connector "DCIN1" | ME design change. | ME |
| | 10/3 | 1 | 68 | Change part reference from "BTYL0" to "BTYL2" | To prevent OrCAD system bug on BOM creation. | EE |
| | | 2 | 36 | Remove U3604 U3605 and related net | Remove defect power enable circuit. | EE |
| | | 3 | 45 | Change PR4502 to 1KR, PC4502 to 0.1uF | Delay enable sequence for 1.05V power resume from S3. | Power |
| | | 4 | 86 | Change R8634 from 30.1KR to 10KR | Set GPU strap following vendor debug result. | EE |
| | | 5 | 92 | Set R9225 default empty | Double pull-up with R2223. | EE |
| | | 6 | 24 | Change net name from 1D05V_VTT_VCCASW to 1D05V_VTT | Connect to 1D05V_VTT. | EE |
| | 10/4 | 1 | 19,22 | Empty R1923,R1924, move R2220 PU 3D3V_S5 | Follow Intel design checklist and power sequence. | EE |
| | | 2 | 33 | Remove TP3312 and connect chassis to GND | Better signal shielding. | EE |
| | | 3 | 22 | Seperate RN2203, R2231 PU 3D3V_S0, R2232 PU 3D3V_S5 | Follow Intel design checklist. | EE |
| | 10/5 | 1 | 18 | Stuff R1817, 8.2KR | Follow Intel design checklist. | EE |
| | | 2 | 68 | Rename net "DC_BATFULL#_PWR" to "SATA_LED#_PWR" | Correct LED lighting behavior. | EE |
| | | 3 | 45 | Empty PC4502 PR4507, stuff PR4506 as 8.87KR, PR4508 as 10KR, and PR4502 as 0R | Fine tuned 1.05V power sequence. | Power |
| | | 4 | 92 | Change PU9202 PU9203 footprint | Change footprint for multiple component sources. | Power |

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number

LLP-1

Rev

SA

Date: Monday, December 05, 2011

Sheet 103 of 105

Change notes - Page 2

| VERSION | DATE | ITEM | PAGE | Modify List | Issue Description | OWNER |
|---------|-------|------|----------|--|---|-------|
| SB | 10/6 | 1 | 97 | Change net name from "3D3V_RUNPWR" to "1D5V_RUNPWR" | Duplicated net name. | EE |
| | 10/7 | 1 | 38,40 | Change PU3801 PU4001 PU4002 PU4004 PU4005 | Change by Power Team request. | Power |
| | | 2 | 45 | Change PR4506 to 18KR and PR4508 to 20KR | Change by Power Team request. | Power |
| | | 3 | 28 | Empty R2811 and stuff R2810 | Solve T8 shutdown can't be performed issue. | Power |
| | 10/11 | 1 | 41 | Change PL4101 | Change by Power Team request. | Power |
| | 10/13 | 1 | 57 | Stuff selected parts | Stuff parts for E49 USB2.0 port function. | EE |
| | | 2 | 63 | Stuff selected parts | Stuff parts for Bluetooth module function. | EE |
| | | 3 | 20 | Stuff RN2016 | dGPU can be acknowledged when RN2016 stuffed. | EE |
| SC | 11/17 | 1 | 86 | Change R8632 from 15KR to 4.99KR | nVidia specificaiton updates strap setting. | EE |
| | | 2 | 9 | Rename net N11126255 to 1D5V_S0_VDDQ | Give regular name to power net. | EE |
| | | 3 | 97 | Add EC9731 0.1uF, 25V | Request by EMC team. | EMC |
| | 11/21 | 1 | 92 | Add diode PD9201 | For VGA_CORE enable signal discharge circuit. | EE |
| | | 2 | 92,93 | Change PR9256 to 100KR, add R9315 100KR, C9309 0.1uF | Fine tune GPU power sequence. | EE |
| | 11/23 | 1 | 49 | Add R4913 R4914 0R power shunt | Reserved for hall effect sensor power source. | EE |
| | | 2 | 59 | Add AFTP5901 - AFTP5912 | Place AFTP for manufactory. | EE |
| | | 3 | 22,59 | Add RTC battery detect circuit. | For factory manufacturing process. | EE |
| | 11/24 | 1 | 49 | Change TP4922 net name from 3D3V_S5 to 3D3V_HALL | Follow AFTP rule. | EE |
| | 11/25 | 1 | 69 | Add switch TPLBN1 and TPRBN1, and change TPAD1 | Requested by ME. | ME |
| | | 2 | 21,68 | Modify APS LED circuit | Modify design to follow VB480. | EE |
| | | 3 | 27,65 | Add net "WLAN_WAKE#" and related circuit | To support wake on wireless LAN function. | EE |
| | | 4 | 27 | Add net "RJ45_DET#" circuit | For EC to sense RJ45 cable stuff or not. | EE |
| | | 5 | 27,56,66 | Add HDD and mSATA detect circuit | For EC to sense devices stuff or not. | EE |
| | | 6 | 93 | Remove R9314 10mR | Reduce voltage drop on power rail 1D5V_VGA_S0. | EE |
| | 11/28 | 1 | 97 | Modify mini-card stand-off hole | Requested by ME. | ME |
| | | 2 | 58 | Change SPK1 and MIC1, add SPK2 | Requested by ME. | ME |
| | 11/29 | 1 | 13 | Reserve R1351 | Reserved for AOAC power | EE |
| | | 2 | 93 | Reserve C9310 and R9316 soft start circuit | Reserved for power tuning. | EE |
| | 11/30 | 1 | 68 | Change BTYL1 | Downsize LED height for factory request. | EE |
| | | 2 | 31 | Modify L3101 | Downsize and follw project LGN-1. | EE |
| | 12/01 | 1 | 65,66,69 | Change TPAD1, WLAN1, and WWAN1 | ME changed. | ME |
| | 12/05 | 1 | 69,82 | Change TPAD1, BTNCN1, and BTNCN2 | ME changed. | ME |
| | | 2 | 64 | Reverse FPCN1 pin define | Reverse pin define to match ME cable define. | EE |
| | | 3 | 43,44,92 | Change PL9201, PU4301, PU4302, and PU4401 | Changed by Power Team Request. | Power |
| | | 4 | 41 | PR4102 110K to 78.7K, PR4101 150K to 127K | Adjust Over Current Protection parameter by Power Team. | Power |
| | | 5 | 42,46 | PR4602 9.76K to 8.06K, PR4264 20K to 17.8K | Adjust 1.5V OCP, and fine tune VCORE load line. | Power |

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev

A3

LLP-1

SA

Date: Monday, December 05, 2011

Sheet 104 of 105

| VERSION | DATE | ITEM | PAGE | Modify List | Issue Description | OWNER |
|---------|-------|------|------|---|--|-------|
| SC | 12/05 | 6 | 27 | Reserve R2747 and R2748 pull-up resistors | Follow LGN-1 for LED issue. | EE |
| | | 7 | 27 | Add R2731 (63.10034.1DL) & C2712 (78.10134.1FL) | Follow LGN-1 for AD_OFF issue. | EE |
| | 12/06 | 1 | 39 | Add AFTE,TP3909 TP3803 TP3804 TP6003 TP6004 | Add by AFTE request to meet DFX | AFTE |
| | 12/07 | 1 | 97 | Add EC9764 EC9765 EC9766 | Add by EMC team request. | EMC |
| | | 2 | 40 | Change PU4003 pin 14 to connect to GND | Power team design change to ease noise coupling. | Power |
| | | 3 | 41 | Change PU4103 from TPS51225 to TPS51225C | Power team changes to use new version IC. | Power |
| | 12/08 | 1 | 97 | Change H8, H9 part | Change by ME request. | ME |
| | | 2 | 69 | Modify to use AFTE Test Point | Add by AFTE request to meet DFX. | AFTE |
| | | 3 | 22 | Add more NCTF test points | For more NCTF test points. | EE |
| | 12/09 | 1 | 31 | Change L3101 part number | The same part with different feeding direction for SMT | EE |
| | | 2 | 20 | Change C2007 C2008 C8612 C8613 to 15pF | Changed by vendor measurement report. | EE |
| | | 3 | 24 | Stuff C2401 | Occupy the location to follow CRB. | EE |
| | | 4 | 22 | Empty R2214 | Leave vacancy for nominal voltage level. | EE |
| | 12/09 | 1 | 92 | Change PL9201 part number | Change by Power Team request. | Power |
| | 12/15 | 1 | 62 | Change USB3P1 and USB3P2 part number | Change by ME request to use blue color USB connector. | ME |